An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs

Date
Authors
Rodrigues, Rui
Cardoso, Joao M. P.
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Description
This paper presents an infrastructure to test the functionality of the specific architectures output by a high-level compiler targeting dynamically reconfigurable hardware. It results in a suitable scheme to verify the architectures generated by the compiler, each time new optimization techniques are included or changes in the compiler are performed. We believe this kind of infrastructure is important to verify, by functional simulation, further research techniques, as far as compilation to Field-Programmable Gate Array (FPGA) platforms is concerned.
Comment: Submitted on behalf of EDAA (http://www.edaa.com/)
Keywords
Computer Science - Hardware Architecture
Citation
Collections