A scheme for multiple on-chip signature checking for embedded SRAMs

Thumbnail Image
Date
1997
Authors
Abdulla, M F
Ravikumar, C P
A Kumar
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Pseudorandom self testing of embedded memories is commonly used because of its simplicity. A novel scheme pseudorandom testing with multiple on-chip signature checking (MOSC) has been proposed. Although this scheme results in significant reductions in aliasing probability at no significant increase in area in most cases, the test area and time overhead may be excessive if the circuit contains multiple embedded RAMs of various sizes. Example of such circuits are the ASICs for the telecommunications. In this paper, we propose a Static-RAM BIST scheme, based on the MOSC scheme, which is applicable for testing chips that have multiple embedded RAMs of various sizes
Description
Keywords
embedded memories, multiple on-chip signature checking
Citation
Collections