Simultaneous module selection and scheduling for power-constrained testing of core based systems

Thumbnail Image
Ravikumar, C P
Chandra, G
Verma, A
Journal Title
Journal ISSN
Volume Title
We address the problem of power-constrained testing of core based system chips. Built-in self-test methodology for testing individual cores is assumed, and sharing of test resources (pattern generators and signature registers) among cores is permitted. We consider a scenario where the system integrator is dealing with “soft” or “firm cores” for which the final realization has not been frozen and the flexibility of module selection rests with the integrator. We argue that advantage can be taken of this flexibility in coming up with a power-constrained test plan. Since scheduling of test sessions also affects power dissipation in a crucial way, we present an algorithm for simultaneous module selection and test scheduling. Our objective is to minimize the test application time treating the test area overhead and total power dissipation as constraints. We report the results of our implementation of a test planner on two examples
power-constrained testing, simultaneous module selection